Abstract-Identifying and removing undesired operating points is one of the most important problems in analog circuit design. In this paper, a divide and contraction verification method against undesired operating points in analog circuits is proposed. Unlike traditional methods to find all operating points, this method only targets searching voltage intervals containing undesired operating points. To achieve this, a systematic approach for automatically identifying all positive and negative feedback loops in circuits is introduced. A positive feedback loop breaking method and selection of breaking nodes are discussed to determine whether a monotonic return function can be obtained. Depending on the monotonicity of the return function, two types of divide and contraction algorithms are proposed to efficiently search voltage intervals containing operating points. Simulation results show that this method is effective and efficient in identifying the presence/absence of undesired operating points in a set of commonly used benchmark circuits.
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I. INTRODUCTION

F
EEDBACK is a very powerful circuit design technique that has found wide application in analog circuits. While various feedback approaches, e.g. self-biasing [1] , bootstrapping [2] , and digitally-assisted-analog [3] have been applied to analog circuits, these may make a system vulnerable to multiple operating points. The existence of undesired operating points is an important problem in many analog circuits such as bias generators, current/voltage references, temperature sensors, supply regulators, and frequency generators [4] - [7] . Such analog circuits are present in virtually all non-trivial circuits and the integration of analog with mixed-signal circuits has grown rapidly with emerging IC applications. Once a circuit is locked into an undesired operating point, it may experience dramatic performance loss and system failure may result, possibly damaging system components or requiring a power recycle for unlocking. Circuits with undetected operating points can be devastating, particularly when they are used Manuscript received December 14, 2016 ; revised March 8, 2017 ; accepted March 28, 2017 . Date of publication May 16, 2017 ; date of current version July 26, 2017 . This work was supported in part by the National Science Foundation, in part by the Semiconductor Research Corporation, and in part by Texas Instruments, Inc. Any opinions, findings, and conclusions or recommendations expressed in this paper are those of the authors and do not necessarily reflect the views of the sponsors. This paper was recommended by Associate Editor A. Worapishet. (Corresponding author: You Li.) The authors are with the Department of Electrical and Computer Engineering, Iowa State University, Ames, IA 50011 USA (e-mail: yli@iastate.edu; zqliu216@iastate.edu; djchen@iastate.edu).
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Digital Object Identifier 10.1109/TCSI. 2017.2693208 in critical systems such as automotive, health care, and military applications. As a result, identifying the presence/absence of undesired operating points is one of the most critical problems in circuit design; undesired operating points must be identified and eliminated for proper circuit operation. However, since existing circuit simulators provide only a single operating point [8] , recognizing the existence of undesired operating point largely depends on the designer's experience. The most popular technique for removing undesired operating point is to use start-up circuits, but sometimes, because of unanticipated transients and variations in operating conditions, a circuit equipped with start-up circuits may still enter into an unknown operating point. In some circuits, even most experienced designers are not aware that a circuit they have designed has undesired operating point potential and such operating points often go undetected in standard simulations used in the design process.
Various approaches for finding operating points of circuits can be found in the literature, and they could specifically be used to detect undesired operating points. Topological methods identify multiple operating points using graphical representation and certain topological criteria [9] - [13] . However, even though topological methods may simply identify the existence of multiple operating points by examining the structure of a circuit, they never take into account device and environmental parameters, so their validity is limited by certain assumptions of the circuits.
Aside from topology methods, many researchers prefer to regard a circuit as a matrix of equations and try to seek a mathematical solution. This, however, is equivalent to solving simultaneous non-linear equations and the effort becomes formidable as the size of circuits grows. As a result, several approximation methods for obtaining circuit solution have been developed. Piecewise-linear methods can discover all operating points of a circuit based on piecewise-linear approximations of non-linear devices [14] - [17] . Contraction methods can frame non-linear functions appearing in the mathematical description of the circuit and exploit formulas using matrix theory to contract a hyper-rectangular region that includes the solutions [18] , [19] . Interval methods seek a set of solutions based on interval analysis theory [20] , [21] . However, all these methods rely on simplifying device models or replacing nonlinear equations by linear ones, so they are often not applicable to large-scale circuits and many practical applications.
The continuous/homotopy approach is another popular method for identifying a circuit's operating point. In general, this type of method entails embedding one or two continuation 1549-8328 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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parameters into a set of non-linear equations, thereby causing a continuous deformation from a known or easily-computed solution to the required solution. Goldgeisser and Green [22] presented an algorithm that realizes a continuous deformation ranging from a short circuit to an open circuit by adding parametrically-represented resistors at each transistor. Roychowdhury and Melville demonstrated that certain common circuit structures can lead to extreme inefficiency or failure and developed a new homotopy MOS model featuring decoupled continuation parameters in [23] . An efficient deflation technique was developed by Tadeusiewicz and Halgas [24] and combined with the homotopy method to find multiple DC operating points of CMOS circuits. Ushida et al. [25] proposed a Newton homotopy method that chooses one of the node voltages in each positive feedback loop (PFL) as variable and implemented this method using SPICE transient analysis. These methods could trace DC solutions, but they could not guarantee that all operating points would be identified; their implementation is also tedious. Because a positive feedback structure is the cause of multiple operating points in the circuit [10] , break-loop homotopy methods were proposed to find multiple operating points. This often involves introduction of a voltage or current source that can be swept to trace operating points of a circuit [26] , [27] , but it relies on linear ramp-up of inserted sources and generally has very low efficiency, and achieving an accurate result can require very long simulation time because a small sweeping step size is needed. It also assumes that the PFL are already known and does not provide a systematic approach for how to break the PFLs. Gajani et al. [28] proposed an approach that identifies the loops in circuits by topology partitioning and adds independent voltage sources to open the loop. Even though this approach does not guarantee that all of the solutions will be found, it is numerically efficient and able to deal with medium-size circuits. However, it doesn't present a method to automatically identify the feedback loops in circuits and distinguish between PFLs and negative feedback loops (NFLs).
In summary, all these methods attempt to find all the operating points of a circuit, a very complicated problem. Identification of all operating points can be very difficult even for simple circuits, e.g., two-transistor circuits [29] - [31] . Therefore, simple and efficient verification methods that are guaranteed to find all operating points in even rather simple circuits do not exist.
Recently a divide and contraction verification method for discovering the existence of undesired operating points was proposed in [32] . Contrary to traditional methods used to deal with discovery of operating points, this method does not try to find all operating points or even any operating point at all. It only targets finding voltage intervals that contain undesired operating points and thereby verifying existence of undesired operating points. If such an interval is detected, it proves that there is at least one undesired operating point in this circuit and notifies the designer to deal with it. This essentially replaces a difficult root-finding problem with simply identifying the existence of test intervals that include undesired operating points. For this reason, the method is efficient and can dramatically reduce computational requirements to determine the presence/absence of undesired operating point. However, implementation of this method is only briefly mentioned in the paper and its resultant algorithm can only apply to MOS circuits having a node where all the PFLs can be broken without cutting off any NFL.
In this paper, the divide and contraction verification method to identify the existence of undesired operating points is systematically proposed and its application is extended to more general MOS analog circuits. The method is based on an approach that automatically converts a circuit netlist to a Directed Dependency Graph (DDG) for MOS circuits. From the definition of signs of dependencies for MOSFETs, all PFLs and NFLs are found and distinguished. The PFL breaking method and selection of breaking node that determines whether a monotonic return function of PFLs can be obtained are also discussed. Based on the monotonicity of the return function, two types of divide and contraction algorithms are proposed to efficiently search voltage intervals containing operating points. The proposed method has been implemented in standard circuit simulators such as Spectre and Ultrasim, and simulation results show that this method is effective and efficient in identifying undesired operating points in a set of commonly used benchmark circuits, including bias generators, current/voltage references, temperature sensors and op-amps [33] . This paper is organized as follows. Section II introduces the systematic method for finding feedback loops and determining their signs; Section III discusses the break-loop homotopy method and the return function characteristics; Section IV and V illustrate the proposed divide and contraction algorithms for monotonic and non-monotonic return functions respectively; simulation results are provided in Section VI. Discussion is given in Section VII, and conclusions are stated in Section VIII.
II. FEEDBACK LOOP FINDING AND SIGN DETERMINATION
In this section, a systematic method that automatically identifies feedback loops and determines their signs is introduced. The approach to automatically convert a circuit netlist into a DDG is studied, and all the PFLs and NFLs in the circuit are determined based on the definition of signs of dependencies for MOSFETs.
A. Convert Circuit Netlist to Graph
A systematic approach to automatically convert the MOS circuit into a DDG was proposed in [34] . For a MOSFET, the drain-source is considered as a channel that conducts current flowing in a branch from V dd to gnd (which is defined as a "branch-current" in [34] ). The voltage of any net that controls the gate-source voltage of any MOSFET is defined as a "controlling voltage". Following that, dependencies between the controlling voltages and branch-currents are identified. For example, there is a dependency from gate voltage to the branch-current that flows through the drain-source channel of a MOSFET. On the other hand, the branch-current will affect the drain or source voltage (if drain or source node is not connected to a power supply or an independent source) that creates a current to voltage dependency. As a result, the controlling voltages and branch-currents form vertices of the DDG and the dependencies between them form edges of the DDG.
For example, in the inverse Widlar Bias Generator (InvWidlar) shown in Fig. 1(a) , two independent branches are identified; the left branch can be written as
gnd and the right branch can be written as
, gnd. The current flowing in these two branches are labeled I 1 and I 2 , respectively. V 2 is a controlling voltage from M 1 which controls the current I 1 and we thus obtain one voltage to current dependency: V 2 → I 1 . Similarly, V 1 is a controlling voltage from M 5 which controls the current I 2 and we obtain another voltage to current dependency: V 1 → I 2 . Note that diodeconnected transistors such as M 2 , M 3 and M 4 are treated as resistors. Finally, two current to voltage dependencies are found: I 1 → V 1 and I 2 → V 2 . The DDG of this circuit is shown as Fig. 1(b) .
B. Determine the Signs of Feedback Loops
A feedback loop is composedof alternating I → V ,V → I dependencies with any vertex being visited at most once and the initial and terminal vertices are the same [35] . Thus, when determining the sign of a feedback loop, we choose one arbitrary vertex in it as the starting point and follow the dependency direction to assign a sign for each edge. Each I → V or V → I dependency is determined by the static Since any vertex is visited at most once in each feedback loop, there is only one MOSFET in each involved branch, whose drain-source current is strongly regulated by a controlling voltage generated in other branches. Such a MOSFET is called a "controlling MOSFET" that adjusts a branch-current in a feedback loop. Therefore, only controlling MOSFETs should be included to decide the signs of dependencies in a feedback loop, and they can be regarded as current sources regulated by controlling voltages generated in other branches. As an example, a NMOS controlling MOSFET is shown in Fig. 2 . Other devices in the same branch are defined as "resistive devices", referring to two-terminal devices that have the following relationship,
where V is the voltage across the device and I is the current flowing through it. In addition, V and I have the same signs as shown in Fig. 2 , so the voltage across the resistive devices increases with the rise of flowing through current. For a resistor or a diode-connected transistor (treated as a resistor), the relationship MOSFET channel other than that of the controlling MOSFET is also a resistive device. As far as an ordinary diode is concerned, it can be proven that its ∂ V ∂ I > 0 so it is also a resistive device. For most analog circuits, only these three types of devices are involved in the DC analysis and all of them are resistive devices. As a result, with the rise of current I DS , the voltage across the resistive devices between the source and gnd increases, i.e., The signs of dependencies for a PMOS can be acquired in a similar way. Now a PFL can be defined as a feedback loop that contains a positive even number of negative dependencies, and a NFL is defined as a feedback loop that contains an odd number of negative dependencies [34] . As an example, by applying the signs of dependencies to the DDG of the Inv-widlar shown in Fig. 1(b) , it can be seen that there is one PFL I 1 → V 1 → I 2 → V 2 in the Inv-widlar circuit.
It's worth pointing out that the sign of a feedback loop does not change with different operating points, assuming that the drain/source of any MOSFET in the loop are well-defined. If the drain and source nodes do not exchange, the signs of dependencies involved in each MOSFET will not be altered with variation of operating points. Such design criteria is met for most existing well-designed analog circuits and should be checked by designers from the circuit topology. In our method, the drain/source is determined by following a branch from V D D to gnd, e.g., for a NMOS, the terminal that is closer to V D D is the drain and the other side is the source.
III. PFLS BREAKING AND RETURN FUNCTION
After all the feedback loops and their signs are identified in the circuit, a method for breaking all the PFLs must be found. In this section, methods to break all the PFLs is discussed and the return function of a PFL is defined. The breaking method and selection of breaking node to generate monotonic return function will then be studied. After that, several important definitions and theorems regarding the return function are advanced. 
A. Break PFLs and Obtain a Return Function
After all PFLs are identified in the circuit, they can be broken by different circuit-level homotopy methods. These methods often involve introduction of a testing source that can be swept to trace a returning signal. A valid operating point of a circuit is identified when the returning signal satisfies certain conditions. They can be categorized into four different types according to the voltage/current testing source and returning current or voltage signals [36] . If a current source is included for sweeping, determination of the range over which the current should be swept may require considerable effort, so voltage test sources are generally more preferable. Moreover, the relationship between a voltage testing source and a returning current signal is usually unknown as they can be found by solving complex I-V equations. However, if a certain breaking method and break node selection are used, there is a monotonic relationship between a voltage testing signal and a returning voltage signal, as will be illustrated in the following section.
An example of breaking the PFLs in a MOS circuit is shown in Fig. 3 , in which V 2 in the inverse Widlar Bias Generator (Inv-Widlar) broken into V 2 and V 2 . Since the break is made at the gate of a MOS device where the input impedance is ideally infinite, loop loading is not affected by this break. The loop is then driven by a voltage source (V I N ) inserted at the break. With a predetermined sweep range, any voltage at which V 2 = V I N is an operating point. Since all the PFLs are broken, each input test signal x = V I N is related to exactly one output
is called the return function of the PFL. The return function is determined by the static I/V characteristics of the devices involved in each PFL. Besides, the I/V characteristics of real circuit devices associated with DC analysis are generally continuous. Thereby, a return function can be regarded as a continuous function.
B. Monotonic Return Function
The return function in a circuit is composed of multiple dependency relationships, and each of these relationships is either a current to voltage or a voltage to current dependency resulting from the static I/V characteristics of a device in the feedback loop. Although the numerical I/V relationship is nonlinear and difficult to calculate from the related static I/V functions, the signs of these dependencies are fixed for a given type of device and do not change with operating points as discussed in Section II−B. The sign of derivative of the return function is therefore the product of each dependency relationship. For example, a "signal map" which illustrates the dependency relationships between a test signal and its return function when a PFL is broken is shown in Fig. 4  (a) h(g(x) )), we can calculate the derivative of the return function from the chain rule as follows.
So the sign of derivative of the return function is,
Supposeg, h and m form a PFL, sgn( Since w = p(z), it gets,
From (4), it can be concluded that the sign of the 
If g, h, p and m form a PFL, sgn(
Therefore, in practical circuits, if only PFLs are broken, the return function is monotonic.
For traditional break-loop methods, a linear ramp up voltage source is inserted and swept over the whole power supply range to search for operating points. However, this method has low efficiency if high accuracy or large circuit scale is required. By analyzing the properties of the return function and voltage intervals, we can quickly detect the existence of undesired operating points in a circuit.
C. Definitions and Theorems for General Return Function
First, one type of interval could be defined as a Sign-Change Interval(SC I ); its return function crosses the input interval. Theorem 1: There is at least one operating point in a SC I . The second type of interval to be defined is the Sign-Definite Interval (S DI ) whose return function has no intersection with the input interval.
is the return function of the PFL.
In Fig. 5 , two examples of S DI are given. It is obvious that in a S DI there is no operating point where f (x) = x, so we can state theorem 2.
Theorem 2: There is no operating point in a S DI .
D. Definitions and Theorems for Monotonic Return Function
In this subsection, the monotonic return function is discussed.
From its definition, a S DI is difficult to verify. However, for a monotonic return function, a S DI can easily be identified using Lemma 1 and Corollary 1. 
Lemma 1: Assuming f (x) to be a monotonic return function of the PFL, if f (a) > b or f (b) < a, then [a, b] is a S DI .
Proof: As shown in Fig. 6 
Assuming that there is one c ∈ (a, b) such that f (c) ≤ c. Similarly, as shown in Fig. 6 (b) , it could be proven that if
As shown in Fig. 5 (b) , for a monotonic return function
We therefore obtain corollary 1 and its proof as follows.
Corollary 1: Assuming that f (x) is a monotonic return function of the PFL, if f (a) > a, then [a, f (a)] is a S DI
Similarly, it could be proven that, if
E. Verification for Different Types of Return Functions
As in the previous discussion, if the return function is monotonic, the S DI can be detected by the Lemma 1 and Corollary 1, resulting in higher verification efficiency as illustrated in a later section. We also known the monotonic return function could be obtained by breaking only PFLs without cutting off any NFL. So from the DDG of the analog circuit, a graph theory technique will be employed to search the break node where all the PFLs can be broken without interrupting any NFL [34] . The existence of such break node determines the monotonicity of the corresponding return function. For monotonic and non-monotonic return function, two types of Divide and Contraction algorithms are proposed and illustrated in the following two sections.
IV. DIVIDE AND CONTRACTION ALGORITHMS FOR MONOTONIC RETURN FUNCTION
Two types of divide and contraction algorithms applied to monotonic return function are illustrated in this section. We first introduce the Monotonic Divide and Contraction (MDC) algorithm to be applied to the monotonic return function. Since the desired operating point is usually specified by the circuit designer, an improved algorithm called the Userdefined Monotonic Divide and Contraction (UMDC) algorithm is discussed in the second subsection. 
A. Monotonic Divide and Contraction (MDC) Algorithm
If two separate SC I s are identified, it can be concluded that more than one operating point exists in the circuit, i.e., there is at least one undesired operating point. For a monotonic return function, S DI could be easily identified by Lemma 1 and Corollary 1. Dropping all the S DI s in the test interval could significantly improve the verification efficiency.
We therefore will develop our Monotonic Divide and Contraction (MDC) algorithm, whose flow chart is shown in Fig. 7 .
Step 0. Two queues should be initialized at this step: the Test Interval Queue (T I Q), a queue containing all the input testing intervals; and a SC I queue (SC I Q), the queue including all the SC I s found. The T I Q is initialized to the power supply range of the circuit and the return functions of the test interval boundaries are obtained by circuit simulation. From the definition of SC I , SC I Q is also initialized to the power supply range.
Step 1. In this step, the first interval in the T I Q is popped out for testing. Because T I Q is sorted from large width to small width (this will be explained in step 7), the first test interval in the T I Q is always the largest and denoted as T I Q (1) . Consequently, width of T I Q (1) less than our setting error tolerance ε indicates that all the intervals in the T I Q are smaller than ε and no existence of undesired operating point has been found in the circuit under the given error-tolerance setting, and the flow exits and reports this result.
Step 2. The T I Q (1) is divided into two parts with equal width, e.g., the interval Step 3. From previous steps, the T I Q (1) is divided into two sub-intervals, and this step assesses whether they are SC I . If any of them is a SC I , the flow goes to step 4; if not, it goes to step 6.
Step 4. Since one or two SC I s are found from step 3, we need to check whether any of them is an interval separated from the existing SC I in the SC I Q. If the SC I in the SC I Q contains the new SC I identified in step 3, the former is replaced by the latter; otherwise the new SC I is inserted into the SC I Q.
Step 5. The size of the SC I Q is examined in this step, and if larger than or equal to two, it denotes existence of more than one operating points, i.e., there is at least one undesired operating point. In that case the algorithm exits and gives a report; otherwise proceed to step 6.
Step 6. This step identifies and drops all the S DI s in the two sub-intervals. It worth mentioning that, the whole of one sub-interval may be a S DI according to Lemma 1. In that case, there is only one sub-interval needed to be inserted back into T I Q in following step 7.
Step 7. Sub-intervals are inserted back into the T I Q. Because an interval with larger width usually implies greater likelihood of an operating point, the sub-intervals are inserted into the T I Q according to their width. This step is accomplished by a binary search in the T I Q and an insert operation. After finishing this step, the T I Q is refreshed and the flow moves back to step 1 to check the new T I Q (1) .
B. User-Defined Monotonic Divide and Contraction (UMDC) Algorithm
In practice, the desired operating point is known by the circuit designers and the desired operating point with a tolerable range could be defined as one SC I by users. In such a case, finding another SC I separated from the one that is user-defined indicates existence of an undesired operating point. Based on this consideration, the MDC algorithm could be modified into a User-defined Monotonic Divide and Contraction (UMDC) algorithm and efficiency in discovering the existence of undesired operating points could be further improved. The UMDC algorithm can be illustrated as follows:
Step 0. Similar to the MDC algorithm, T I Q and SC I Q are initialized at this step. The only difference is in the initialization of SC I Q. For the UMDC, SC I Q is initialized as containing only one interval, the user-defined interval including the desired operating point.
Step 1. This step is the same as MDC step 1.
Step 2. If the width of T I Q (1) is larger than ε, this step checks to see if the test interval T I Q (1) is embraced by the user-defined SC I in the SC I Q. If so, the T I Q (1) is ignored and the flow proceeds to step 1, otherwise proceed to step 3.
Step 3. This step is the same as MDC step 3.
Step 4. Similar to MDC step 4 except that if any of the subintervals is verified to be a SC I , it reports that the existence of undesired operating points has been found and the flow exits. Since step 2 excludes all test intervals embraced by the user-defined SC I , finding one SC I denotes that at least one undesired operating point exists.
Step 5 and
Step 6 are the same as MDC step 6 and step 7, respectively.
The flow chart of the UMDC algorithm is shown in Fig. 8 . Compared to the MDC, the UMDC algorithm is simplified and the computational time for verifying the undesired operating point is reduced.
V. DIVIDE AND CONTRACTION ALGORITHMS FOR NON-MONOTONIC RETURN FUNCTION
PFLs in circuit may share some parts with NFL so PFLs cannot be broken without cutting off the NFLs. In this case, the return function is not guaranteed to be monotonic and the MDC/UMDC algorithms cannot be applied. For such circuits, we proposed a General Divide and Contraction (GDC) algorithm and a User-defined General Divide and Contraction (UGDC) algorithm. 
A. General Divide and Contraction (GDC) Algorithm
The flow chart of the GDC algorithm is shown in Fig. 9 . Compared with the flow chart of the MDC, the GDC cannot drop S DI s in the test interval due to its return function is not monotonic. Although it usually has less efficiency than the MDC algorithm, the GDC algorithm can be applied to more general circuits for verification.
B. User-Defined General Divide and Contraction (UGDC) Algorithm
Similar to the UMDC, the GDC algorithm could be modified into a User-defined General Divide and Contraction (UGDC) algorithm if the desired operating point is defined by the user. The flow chart of the UDC algorithm is shown in Fig. 10 .
Compared with the GDC, the UGDC algorithm reduces computational time and improves verification efficiency. 
VI. SIMULATION RESULTS
The proposed divide and contraction verification method has been implemented in standard circuit simulators such as Spectre and Ultrasim. It can automatically find all the PFLs and NFLs in the circuit and search for break nodes. Then it employs the proposed divide and contraction algorithms to identify the existence of undesired operating point. According to [37] , the computational complexity for converting a circuit to a DDG and identifying and breaking loops is approximately linear with circuit size; this is expected to be similar to a single DC simulation. Thus the computational requirement of our method is dominated by the number of DC simulations, and that is why we just compare the number of DC simulations among various methods. A set of widely used benchmark circuits designed by 0.6μm CMOS techniques including bias generators, current/voltage references, temperature sensors, and op-amps [33] has been verified. Some have been selected as examples to demonstrate the concept and efficiency of our method, as shown in this section.
Example 1: Consider one of the benchmark circuitsthe bootstrapped Vt reference circuit and its circuit graph (as shown in the Fig. 11 ). There is one PFL (I 2 → V 1 → I 1 → V 2 → I 2 ) and two NFLs (I 2 → V 3 → I 1 → V 2 → I 2 and I 2 → V 3 → I 2 )in this circuit. If V 1 is broken, then only the PFL is broken, resulting in a monotonic return function. A voltage sourceis inserted at the gate of M 4 to drive the loop.
The proposed MDC algorithm can be applied to this circuit to verify if it has multiple operating points; a traditional linear-sweeping method (linearly ramp up the voltage source to get the operating point) is provided for comparison. TABLE II shows the simulation results: with temperature at 75 • C and V D D at 5V , the designed bootstrapped Vt reference circuit has three operating points according to the result of the linear sweeping method using a 0.1mV step size. The operating point 3.5885V is our desired operating point, while 4.5658V and 4.6301V are undesired operating points. On the other hand, MDC provides one operating point 4.6301V and an interval in which lies at least one operating point, [3.4002V, 4.0154V ]. From the MDC algorithm, the existence of undesired operating points in this circuit is verified. More importantly, although the error tolerance of MDC is the same as the step size of the linear sweeping method, the efficiencies of these two methods are significantly different; it took 50000 DC simulations for the linear sweeping method to find the three operating points, while the MDC algorithm found the existence of undesired operating point in only 8 DC simulations! The proposed divide and contraction algorithm dramatically reduces computational requirements and identifies the existence of undesired operating points with much higher efficiency.
For comparison, it took 63 DC simulations for the GDC algorithm to find two test intervals that included operating points as shown in TABLE II. Although this is still very fast compared with the linear sweeping method, GDC is usually less efficient than the MDC, so for the general analog circuit, the proposed method will automatically check whether there exists a break node to obtain a monotonic return function [37] . With such a break node, it applys the MDC/UMDC algorithm; otherwise it uses the GDC/UGDC algorithm.
Example 2: To remove the undesired operating point, a certain start-up circuit should be added to the circuit. Fig. 12 illustrates a bootstrapped Vt reference where M 5 , M 6 and R 2 form a start-up circuit. Comparison of results with those of linear-sweeping method is shown in TABLE III. The step size of the linear sweep is also the same as the error tolerance of the MDC algorithm. Although the two methods provide the same desired operating point, the linear-sweep method took 50000 simulations compared to only 17 simulations for the MDC algorithm. The verification efficiency can be improved even further by employing the UMDC algorithm. Given a user-defined interval [3.5635V, 3.6135V] and 0.1mV error tolerance, the UMDC concluded there were no other operating points beyond the user-defined SC I in only 11 DC simulations. The proposed verification method could thus efficiently verify the efficacy of the start-up circuit.
Example 3: Let's look at another example circuit-the selfbiased Banba bandgap reference [38] shown in Fig. 13 . From its circuit graph (Fig. 14) , there are three PFLs and five NFLs: PFL 1: 
From the circuit graph, there is no node in this circuit where all the PFLs could be broken without interrupting any NFL, so only GDC/UGDC can be applied to identify the existence of undesired operating point. 
VII. DISCUSSION
In most MOS analog circuits, there are various sub-circuits with feedback structures which are susceptible to the existence of undesired operating points, such as bias generators, current/voltage references, temperature sensors. However, existing circuit simulators provide only a single operating point, and general methods to solve all operating points in even rather simple circuits do not exist. The proposed method targets to efficiently identify the existence of undesired operating points in those widely used analog circuits. It can be an important tool for the designers indicating the existence of undesired operating points.
Compared with other methods for finding operating points in literature, the proposed analog verification method offers several valuable advantages:
First, it significantly reduces computational requirements to identify the existence of undesired operating point in analog circuits. It can automatically identify all the feedback loops from a circuit netlist and determine their signs. Moreover, the number of DC simulations required to find the presence/absence of undesired operating points is dramatically reduced by the divide and contraction algorithms, so it can be applied to larger size analog circuits and is therefore appropriate for use in more practical applications.
Second, this method does not rely on simplifying the device models or linearizing the circuit. As a result, unlike topological or piecewise-linear methods, it takes into account the device and environmental parameters and provides an accurate verification result under practical simulation circumstances.
Third, it can easily be implemented in standard circuit simulators such as Spectre or Ultrasim. The implementation of this method does not require building any new MOS model or other complicated methodology to form continuous deformation as in other homotopy methods. In comparison, the whole flow of our method has been realized as an automatic tool with much less effort.
This method does, however, have some limitations: For large scale circuits, graph theory techniques can be employed to partition the DDG into strongly connected components (SCCs), which is equivalent to partitioning the original circuit into several sub-circuits [37] that can be separately verified. There may exist one or multiple PFLs in a SCC. The applications of the proposed method are still limited to MOS circuits and whether it gives correct result for BJT circuits is not guaranteed. This is due to the fact that the impedance at the base of a BJT could not be generally regarded as infinite as in the gate of a MOSFET. The loop loading effect of breaking the BJT circuits thus could not be ignored. To solve this problem, a method for breaking a BJT circuit is also under study.
Furthermore, the robustness of proposed verification method is worth discussion. For both linear sweeping and the proposed method, adjacent operating points may be undetectable if they lie in an interval with width less than the error tolerance ε. Besides only reducing the error tolerance as linear sweeping method, the proposed method can also improve its robustness as follows. Moreover, running the verifications at different PVT (power supply, process and temperature) settings can obtain a more robust result. The proposed method can efficiently identify the existence of undesired operating point in each PVT setting. With PVT variations, return functions may have large changes and the existence of undesired operating points could be found.
VIII. CONCLUSION
In this paper, an efficient and systematic analog verification method for identifying the existence of undesired operating points for MOS analog circuits has been proposed. Unlike traditional approaches which find all operating points of the circuit, the method searches voltage intervals that contain undesired operating point based on the break-loop homotopy method.
First, an approach that automatically converts a MOS analog circuit into a directed dependency graph is introduced. Then, all the feedback loops in the circuit are found and their signs determined. Positive feedback loops breaking method and selection of breaking nodes are studied to decide if a monotonic return function can be obtained. Based on the monotonicity of the return function, two types of divide and contraction algorithms that can efficiently identify the existence of undesired operating point in analog circuits are presented.
Compared with other approaches in literature, the proposed method provides several valuable advantages. Since this method is based on a circuit-level break-loop homotopy method, it can take into account device and environment parameters and provide an accurate verification result. The realization of proposed method requires much less effort and the method can be easily implemented in standard circuit simulators such as Spectre or Ultrasim. Finally, since this method significantly cuts down on computational requirements, it can be applied to larger size analog circuits and is therefore eligible for more practical applications.
Simulation results show the proposed method to be effective and efficient in identifying undesired operating points in a set of commonly used benchmark circuits, including bias generators, voltage references,temperature sensors, and op-amps.
